

AD-A142 782

PROCEEDINGS PAPERS OF THE AFSC (AIR FORCE SYSTEMS
COMMAND) AVIONICS STAND..(U) AERONAUTICAL SYSTEMS DIV
WRIGHT-PATTERSON AFB OH DIRECTORATE O..
C A PORUBCANSKY NOV 82


1/1

UNCLASSIFIED

F/G 9/2

NL

END
DATE
FILMED
DTIC



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

AD-A142 782

2nd AFSC STANDARDIZATION CONFERENCE

COMBINED PARTICIPATION BY:
DOD-ARMY-NAVY-AIR FORCE-NATO




30 NOVEMBER - 2 DECEMBER 1982
TUTORIALS: 29 NOVEMBER 1982

DAYTON CONVENTION CENTER
DAYTON, OHIO

SPONSORED BY



HOSTED BY



TUTORIAL

MIL-STD-1750

16 BIT INSTRUCTION SET ARCHITECTURE


DTIC FILE COPY

NOTICE


When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.



JEFFERY L. PESLER
Vice Chairman
2nd AFSC Standardization Conference



ERWIN C. GANGL
Chief, Avionics Systems Division
Directorate of Avionics Engineering

FOR THE COMMANDER



ROBERT P. LAVOIE, COL, USAF
Director of Avionics Engineering
Deputy for Engineering

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify ASD/ENAS, W-PAPB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER ASD(ENA)-TR-82-5031, VOLUME VII	2. GOVT ACCESSION NO. AD-A142 782	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Proceedings Papers of the Second AFSC Avionics Standardization Conference	5. TYPE OF REPORT & PERIOD COVERED Final Report 29 November - 2 December 1982	
	6. PERFORMING ORG. REPORT NUMBER	
7. AUTHOR(s) Editor: Cynthia A. Porubcansky	8. CONTRACT OR GRANT NUMBER(s)	
9. PERFORMING ORGANIZATION NAME AND ADDRESS HQ ASD/ENAS Wright-Patterson AFB OH 45433	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS	
11. CONTROLLING OFFICE NAME AND ADDRESS HQ ASD/ENA Wright-Patterson AFB OH 45433	12. REPORT DATE November 1982	
	13. NUMBER OF PAGES	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same as Above	15. SECURITY CLASS. (of this report) Unclassified	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) N/A		
18. SUPPLEMENTARY NOTES N/A		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Computer Instruction Set Architecture, Multiplexing, Compilers, Support Software, Data Bus, Rational Standardization, Digital Avionics, System Integration, Stores Interface, Standardization, MIL-STD-1553, MIL-STD-1589 (JOVIAL), MIL-STD-1750, MIL-STD-1760, MIL-STD-1815 (ADA), MIL-STD-1862 (NEBULA).		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This is a collection of UNCLASSIFIED papers to be distributed to the attendees of the Second AFSC Avionics Standardization Conference at the Convention Center, Dayton, Ohio. The scope of the Conference includes the complete range of DoD approved embedded computer hardware/software and related interface standards as well as standard subsystems used within the Tri-Service community and NATO. The theme of the conference is "Rational Standardization". Lessons learned as well as the pros and cons of standardization are highlighted.		

DD FORM 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

This is Volume 7

Volume 1	Proceedings pp. 1-560
Volume 2	Proceedings pp. 561-1131
Volume 3	Governing Documents
Volume 4	MIL-STD-1553 Tutorial
Volume 5	MIL-STD-1589 Tutorial
Volume 6	MIL-STD-1679 Tutorial
Volume 7	MIL-STD-1750 Tutorial
Volume 8	MIL-STD-1815 Tutorial
Volume 9	Navy Case Study Tutorial

PROCEEDINGS OF THE

**2nd AFSC
STANDARDIZATION CONFERENCE**

30 NOVEMBER - 2 DECEMBER 1982

**DAYTON CONVENTION CENTER
DAYTON, OHIO**

Sponsored by:

Hosted by:

Air Force Systems Command

Aeronautical Systems Division

FOREWORD

THE UNITED STATES AIR FORCE HAS COMMITTED ITSELF TO "STANDARDIZATION." THE THEME OF THIS YEAR'S CONFERENCE IS "RATIONAL STANDARDIZATION," AND WE HAVE EXPANDED THE SCOPE TO INCLUDE US ARMY, US NAVY AND NATO PERSPECTIVES ON ONGOING DOD INITIATIVES IN THIS IMPORTANT AREA.

WHY DOES THE AIR FORCE SYSTEMS COMMAND SPONSOR THESE CONFERENCES? BECAUSE WE BELIEVE THAT THE COMMUNICATIONS GENERATED BY THESE GET-TOGETHERS IMPROVE THE ACCEPTANCE OF OUR NEW STANDARDS AND FOSTERS EARLIER, SUCCESSFUL IMPLEMENTATION IN NUMEROUS APPLICATIONS. WE WANT ALL PARTIES AFFECTED BY THESE STANDARDS TO KNOW JUST WHAT IS AVAILABLE TO SUPPORT THEM: THE HARDWARE; THE COMPLIANCE TESTING; THE TOOLS NECESSARY TO FACILITATE DESIGN, ETC. WE ALSO BELIEVE THAT FEEDBACK FROM PEOPLE WHO HAVE USED THEM IS ESSENTIAL TO OUR CONTINUED EFFORTS TO IMPROVE OUR STANDARDIZATION PROCESS. WE HOPE TO LEARN FROM OUR SUCCESSES AND OUR FAILURES; BUT FIRST, WE MUST KNOW WHAT THESE ARE AND WE COUNT ON YOU TO TELL US.

AS WE DID IN 1980, WE ARE FOCUSING OUR PRESENTATIONS ON GOVERNMENT AND INDUSTRY EXECUTIVES, MANAGERS, AND ENGINEERS AND OUR GOAL IS TO EDUCATE RATHER THAN PRESENT DETAILED TECHNICAL MATERIAL. WE ARE STRIVING TO PRESENT, IN A SINGLE FORUM, THE TOTAL AFSC STANDARDIZATION PICTURE FROM POLICY TO IMPLEMENTATION. WE HOPE THIS INSIGHT WILL ENABLE ALL OF YOU TO BETTER UNDERSTAND THE "WHY'S AND WHEREFORE'S" OF OUR CURRENT EMPHASIS ON THIS SUBJECT.

MANY THANKS TO A DEDICATED TEAM FROM THE DIRECTORATE OF AVIONICS ENGINEERING FOR ORGANIZING THIS CONFERENCE; FROM THE OUTSTANDING TECHNICAL PROGRAM TO THE UNGLAMOROUS DETAILS NEEDED TO MAKE YOUR VISIT TO DAYTON, OHIO A PLEASANT ONE. THANKS ALSO TO ALL THE MODERATORS, SPEAKERS AND EXHIBITORS WHO RESPONDED IN SUCH A TIMELY MANNER TO ALL OF OUR PLEAS FOR ASSISTANCE.


ROBERT P. LAVOIE, COL, USAF
DIRECTOR OF AVIONICS ENGINEERING
DEPUTY FOR ENGINEERING

10-10-80

X

10-10-80
COPY
INSPECTED

10-10-80	10-10-80	10-10-80
10-10-80	10-10-80	10-10-80
10-10-80	10-10-80	10-10-80
10-10-80	10-10-80	10-10-80

A-1



DEPARTMENT OF THE AIR FORCE
HEADQUARTERS AIR FORCE SYSTEMS COMMAND
ANDREWS AIR FORCE BASE DC 20334

28 AUG 1982

TO: CV

SUBJECT: Second AFSC Standardization Conference

ASD/CC

1. Since the highly successful standardization conference hosted by ASD in 1980, significant technological advancements have occurred. Integration of the standards into weapon systems has become a reality. As a result, we have many "lessons learned" and cost/benefit analyses that should be shared within the tri-service community. Also, this would be a good opportunity to update current and potential "users." Therefore, I endorse the organization of the Second AFSC Standardization Conference.

2. This conference should cover the current accepted standards, results of recent congressional actions, and standards planned for the future. We should provide the latest information on policy, system applications, and lessons learned. The agenda should accommodate both government and industry inputs that criticize as well as support our efforts. Experts from the tri-service arena should be invited to present papers on the various topics. Our AFSC project officer, Maj David Hammond, HQ AFSC/ALR, AUTOVON 858-5731, is prepared to assist.

ROBERT M. BOND, Lt Gen, USAF
Vice Commander

PRECEDING PAGE BLANK-NOT FILMED

MIL-STD-1750

16 BIT INSTRUCTION SET ARCHITECTURE

Instructor: Jim A. James
Control Data Corporation

ABSTRACT

The MIL-STD-1750 tutorial is intended to aid those newcomers to the 1750 arena including users and implementers. A brief introduction to the Standard is presented followed by an overview of the instruction set architecture (ISA) and concluded with several selected topic discussions. The introduction includes a brief historical background of the Standard, its scope, its flexibilities, its control procedures, and basic definitions used within it. The ISA overview provides comments and notes on the register structures, data and instruction formats, addressing modes, interrupt priorities, and processor initialization. Selected topics from the Standard are elaborated upon including: expanded memory addressing, I/O operations, interrupt sequencing, and faults or exception handling. Time is allocated during the tutorial presentation for questions and answers with the depth of these discussions dependent on interest and time constraints.

BIOGRAPHY

Mr. James is presently Manager of Advanced Technology at the Government Systems Aerospace organization of Control Data Corporation. Mr. James received his BSEE from the University of Wisconsin in 1963 and has been with Control Data in their military computer architecture activities since that time. He has been the principle architect on a history of various computer developments, the latest including the Navy AN/AYK-14 Standard Airborne Computer. He is also presently chairman of the MIL-STD-1750 User's Group Architecture Committee.

MIL-STD-1750 TUTORIAL OUTLINE

- INTRODUCTION
- 1750A ISA OVERVIEW
- SELECTED TOPIC DISCUSSIONS
 - EXPANDED MEMORY ADDRESSING
 - I/O OPERATIONS
 - INTERRUPT SEQUENCING
 - FAULT HANDLING

JIM A. JAMES
M.S. HQM927
CONTROL DATA CORP.
Box 609
MPLS., MN. 55440
612-853-4882

 CONTROL DATA
CORPORATION


MIL-STD-1750A BACKGROUND

- DAIS COMPUTER (WESTINGHOUSE)
- MIL-STD-1750 (WESTINGHOUSE & SPERRY UNIVAC)
- MIL-STD-1750A (USER'S GROUP INFLUENCE)

{
• MIL-STD-1750A (USAF) DATED 2 JULY 1980
• MIL-STD-1750A (USAF) PROPOSED NOTICE 1
DATED NOV. 1981

PRESENTLY ACTIVE VERSION

STANDARDIZATION CHALLENGE



ACQUISITION STRATEGY ?

INSTRUCTION SET ARCHITECTURE (ISA) ASPECTS

(THE COMPUTER AS THE MACHINE LANGUAGE PROGRAMMER SEES IT---
SOFTWARE VIEW OF RESOURCES--MORE THAN JUST THE INSTRUCTION SET)

- INFORMATION ENCODING SCHEME
- REGISTER STRUCTURES
- ADDRESSING
- INTERFACING CONTROL
- INSTRUCTION REPERTOIRE
- CONTEXT DEFINITION AND SEQUENCING

(INDEPENDENT OF IMPLEMENTATION SCHEMES AND TECHNOLOGIES)
(NOT A COMPUTER "SPEC")

COMPUTER SPECIFICATION ISSUES NOT ADDRESSED BY MIL-STD-1750A

- INTEGRATED CIRCUIT TECHNOLOGY
 - FORM FACTOR (SIZE, WEIGHT, MOUNTING, ETC.)
 - POWER
 - PERFORMANCE AND THROUGHPUT
 - RELIABILITY
 - MAINTAINABILITY
 - ELECTRICAL AND MECHANICAL INTERFACE DETAILS (CONNECTORS, PROTOCOLS, ETC.)
 - ENVIRONMENTAL REQUIREMENTS (THERMAL, NUCLEAR, SALT SPRAY, VIBRATION, ETC.)
- (IMPLEMENTATION INDEPENDENT)

MIL-STD-1750A GOALS

- "GOLD STANDARD" BY WHICH MULTIPLE COMPETITIVE IMPLEMENTATIONS OF VARYING TECHNOLOGIES MAY BE DEFINED.
 - EXPLICIT DEFINITION OF RESOURCES
 - UNAMBIGUOUS---NOT OPEN TO INTERPRETATION
- VERIFICATION OR VALIDATION PROCEEDURE WHICH MATCHES "GOLD STANDARD"
- CAPTURE AND RE-USE SUPPORT SOFTWARE---MINIMIZE SUPPORT SOFTWARE PROLIFERATION
- ENABLE PARALLEL DEVELOPMENT OF SOFTWARE AND HARDWARE ON NEW PROGRAMS
- PROVIDE COMPETITIVE IMPLEMENTATION DEVELOPMENT
- CAPTURE EVOLVING IMPLEMENTATION TECHNOLOGY ADVANCEMENTS
- SHARE OPERATIONAL SOFTWARE AMONG SUBSYSTEMS/PLATFORMS???

MIL-STD-1750A APPLICATION TAILORING OPTIONS/FLEXIBILITY AREAS


- MEMORY
 - EXPANDED ADDRESSING --- IN "PARTIALS"
 - MEMORY PARITY
 - BLOCK PROTEST
 - START-UP ROM
- I/O
 - INTELLIGENCE LEVELS
 - CHANNEL TYPES, PROTOCOLS, ETC.
 - MEMORY INTERFACING SCHEMES
- INTERRUPTS
 - EXPANSION OF SPARES
- BUILT-IN-FUNCTIONS (BIF)
 - ARITHMETIC ALGORITHMS (APPLICATION DEPENDENT)
 - EXECUTIVE FUNCTIONS (IMPROVE RESPONSE AND OVERHEAD PERFORMANCE?)
 - ADD ISA FEATURES
 - ESCAPE ISA

DISCOURAGED

MIL-STD-1750 MILITARY USER'S GROUP (MUG)

- GOVERNMENT/INDUSTRY FORUM ON MIL-STD-1750
- REVIEW RELATED ACTIVITIES
 - STD ISSUES (VIA STANDING COMMITTEES, SPECIAL COMMITTEES, & FULL GROUP)
 - SHARE IMPLEMENTATION INFORMATION
 - SHARE APPLICATION INFORMATION
 - FOCUS ON MATURING MIL-STD-1750
- 4 STANDING COMMITTEES
 - ARCHITECTURE
 - STANDARDS
 - SOFTWARE TOOLS
 - VERIFICATION
- MEET 3 TO 4 TIMES PER YEAR
 - HOSTED BY INDUSTRY ORGANIZATIONS
 - 2 DAYS PER MEETING

MIL-STD-1750A HIERARCHY OF DEFINITIONS




MIL-STD-1750A ISA OVERVIEW

16-BIT GENERAL REGISTER ARCHITECTURE WITH FOLLOWING GENERAL CHARACTERISTICS:

- 16/32-BIT INSTRUCTIONS
- 16/32-BIT FIXED POINT DATA, 32/48-BIT FLOATING POINT DATA
- MULTIPLE ADDRESSING MODES FOR REGISTER, LITERAL, AND MEMORY ACCESS
- 16-BIT ADDRESS RANGE WITH PAGING EXPANSION AND PROTECTION
- BIF INSTRUCTION "ESCAPE/EXPANSION" PROVISION
- FLEXIBLE I/O CONTROL FRAMEWORK
- VECTORED INTERRUPTS AND EXCEPTIONS
- OPTIONAL IMPLEMENTATION PROVISIONS ON SOME FEATURES

MIL-STD-1750A REGISTER SUMMARY



MIL-STD-1750A STATUS WORD AND FAULT REGISTER FORMATS

STATUS WORD															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AS		PS		Reserved		CS									

FAULT REGISTER															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITE		RES.		ILLEGAL		SPARE		I/O		PARITY		PRODUCT			

[illegible]

STATUS WORD

[illegible]

FAULT REGISTER

MIL-STD-1750A OPTIONAL REGISTERS


MSB			LSB
	Spare	Channel Code	
0	7 8		15

IOIC REG.


LPA	RESERVED	IO	AS	
0	3 4	10 11 12	15	

MFSR

MIL-STD-1750A DATA FORMATS




SINGLE PRECISION FIXED POINT



DOUBLE PRECISION FIXED POINT



FLOATING POINT



EXTENDED PRECISION FLOATING POINT

MIL-STD-1750A SHORT INSTRUCTION FORMATS

MSB				LSB			
-----				-----			
	Opcode		GR1 GR2				
-----				-----			
0	7	8	11 12	15			

REGISTER-TO-REGISTER

MSB				LSB			
-----				-----			
	Opcode		Displacement				
-----				-----			
0	7	8	15				

INSTRUCTION COUNTER RELATIVE

MSB		LSB				
-----		-----				
	Opcode		BR		Displacement	
-----		-----				-----
0	5	6	7	8	15	

BR = 0 implies general register 12

BR = 1 implies general register 13

BR = 2 implies general register 14

BR = 3 implies general register 15

BASE RELATIVE

MSB		LSB	
	Opcode		Op.fx.
-----		-----	
0	7	8	15

SPECIAL

MSB		LSB							
-----		-----							
	Opcode		BR		Op.f.x.		RX		
-----		-----							
0			5	6	7	8	11	12	15

BR = 0 implies general register 12

BR = 1 implies general register 13


BR = 2 implies general register 14

BR = 3 implies general register 15


RX = 0 implies no indexing

BAWE RELATIVE INDEXED

MIL-STD-1750A LONG INSTRUCTION FORMATS



LONG



IMMEDIATE OP CODE EXTENSION

MIL-STD-1750A ADDRESSING MODES

[illegible]

MIL-STD-1750A INTERRUPT DEFINITION TABLE

Interrupt Number	Interrupt Mask Bit Number	Interrupt Linkage Pointer Address (Hex)	Interrupt Service Pointer Address (Hex)	
0	0	20	21	Power Down (cannot be masked or disabled)
1	1	22	23	Machine Error (cannot be disabled)
2	2	24	25	Spare
3	3	26	27	Floating Point Overflow
4	4	28	29	Fixed Point Overflow
5	5	2A	2B	Executive Call (cannot be masked or disabled)
6	6	2C	2D	Floating Point Underflow
7	7	2E	2F	Timer A (if implemented)
8	8	30	31	Spare
9	9	32	33	Timer B (if implemented)
10	10	34	35	Spare
11	11	36	37	Spare
12	12	38	39	Input/Output Level 1 (if implemented)
13	13	3A	3B	Spare
14	14	3C	3D	Input/Output Level 2 (if implemented)
15	15	3E	3F	Spare

Notes: Interrupt number 0 has the highest priority. Priority decreases
with increasing interrupt number.

MIL-STD-1750A PROCESSOR RESET STATE DEFINITIONS

<u>Register/Device/Function</u>	<u>Condition After Reset</u>
Instruction Counter	All zeros
Status Word	All zeros
Fault Register	All zeros
Pending Interrupt Register	All zeros
Interrupt Mask Register	All zeros
General Registers	Indeterminate
Interrupts	Disabled
Timers A & B	Started and all zeros ¹
Page Registers	Group 0 enabled ¹
Page Registers A1 Field	All zeros ¹
Page Registers W Field	Zero ¹
Page Registers F Field	Zero ¹
Page Registers PPA field	Exact logical to physical ¹
Memory Protect RAM	Disabled and all zeros ^{1 2}
Start Up ROM	Enabled ¹
DMA Enable	Disabled ¹
Input Discretes	Indeterminate ¹
Trigger Go Indicator	Started ¹
Discrete Outputs	All zeros ¹


¹ If implemented (optional)

² Main Memory Globally Protected


EXPANDED ADDRESSING GENERAL OVERVIEW

- VIRTUAL VS. MAPPED EXPANSION
- PAGING DESIGN TRADE-OFF ISSUES
 - LOGICAL ADDRESS PARTITIONING AND ORGANIZATION
 - INTERRUPT AND SOFTWARE CALL CONTEXT SWITCHING AND INTEGRITY
 - SECURITY AND USAGE PROTECTION
 - PAGE MANAGEMENT SOFTWARE OVERHEAD
 - POWER SEQUENCING AND VOLATILITY ASPECTS AND INTEGRITY
 - SUPPORT SOFTWARE IMPLICATIONS
- PAGE MAPPING MECHANISM

PAGE MAPPING CONCEPT




LOGICAL ADDRESS TO PHYSICAL ADDRESS PAGING TRANSLATION PROCESS




1750A EXPANDED ADDRESSING FEATURES REVIEW

- ORGANIZATION
 - ADDRESS PARTITIONING (4K PAGE SIZE, 20-BIT PHYSICAL ADDRESS)
 - SETS AND GROUPS AND SELECTION
 - FORMATS AND FIELDS
- LOCK AND KEY SCHEME
- INITIALIZATION
- INTERRUPTS AND CONTEXT SWITCHING
- PARTIAL IMPLEMENTATION OPTIONS

1750A ADDRESS PAGING DIAGRAM




1750A LOCK AND KEY SCHEME




- LOCK 0 AND KEY 0 ARE "MASTER"
- LOCK E IS "COMMON" TO ALL KEYS
- LOCKS 1 THRU E ARE "PRIVATE" TO ASSOCIATED KEY AND KEY 0

1750A PAGING INITIALIZATION




1750A EXPANDED ADDRESSING MINIMUM IMPLEMENTATION




I/O ADDRESSING SCHEMES

- DIRECT PHYSICAL
- VIA CPU PAGING WITH INDEPENDENT ADDRESS STATE(S) AND KEY(S)
- ADDITIONAL GROUP(S) OF PAGE FILES
- OTHER?


DIRECT PHYSICAL I/O ADDRESSING



COMMON PAGING I/O ADDRESSING



SEPARATE PAGING I/O ADDRESSING



LOCK AND KEY USAGE APPLICABILITY

- NOT "NEED-TO-KNOW" SECURITY
- HARDWARE/SOFTWARE FAULT PROTECTION
- DEBUG/TEST TOOL
- SOFTWARE MAINTENANCE

DEMAND PAGING AND DYNAMIC ALLOCATION

- APPLICABILITY
- "PRECISE INTERRUPT" REQUIREMENTS
- "MODIFIED" OR "WRITE" STATUS BITS

SUPPORT SOFTWARE IMPLICATIONS

- COMPILER
- LOADER/LINKER
- OTHER

MIL-STD-1750A I/O COMMAND SPACE ASSIGNMENTS

Output	Input	Usage
00XX	80XX \	PIO
03XX	83XX /	
04XX	84XX \	Spare
1FXX	9FXX /	
20XX	A0XX	Processor & Auxiliary Register Control
21XX	A1XX \	
2FXX	AFXX /	Reserved
30XX	B0XX \	
3FXX	BFXX /	Spare
40XX	C0XX	
41XX	C1XX \	Processor & Auxiliary Register Control
4FXX	CFXX /	
50XX	D0XX	Reserved
51XX	D1XX \	
52XX	D2XX /	Memory Protect RAM
53XX	D3XX \	
7FXX	FFXX /	Memory Address Extension (page register commands)
		Spare

MIL-STD-1750A INPUT/OUTPUT INSTRUCTIONS

ADDR	MODE	MNEMONIC	FORMAT/OPCODE			
IM		XIO	RA, CMD	8	4	4
IMX		XIO	RA, CMD, RX	48	RA	RX
						CMD

ADDR	MODE	MNEMONIC	FORMAT/OPCODE			
0		VIO	RA, ADDR	8	4	4
0X		VIO	RA, ADDR, RX	40	RA	RX
						ADDR


DESCRIPTION: The vectored input/output instruction performs the I/O operation as specified by the input/output vector table starting at the derived address, DA, as shown below:

DA	CMD	
DA+1	Vector Select	
DA+2	Data	one data word for each bit set in the vector select
...	...	


VIO USAGE EXAMPLES

- BLOCK OF COMMANDS TO SAME DEVICE
 - PAGE REGISTERS
 - PROTECT RAM
 - I/O CHANNEL CONTROL REGISTERS
- SAME COMMAND TO SERIES OF DEVICES
 - RESET SEVERAL DEVICES
 - INITIALIZE SEVERAL DEVICES
 - ENABLE INTERRUPTS ON SEVERAL DEVICES
 - STORE STATUS FROM SEVERAL DEVICES

MIL-STD-1750A INTERRUPT LINKAGE POINTER AND SERVICE POINTER DEFINITIONS




MIL-STD-1750A INTERRUPT ACTIVITY FLOW DIAGRAM



MIL-STD-1750A INTERRUPT RECOGNITION SEQUENCE

- STEP 1. SAVE OLD CONTEXT (MK, SW, AND IC) IN TEMP.
- STEP 2. SET PS=0 AND AS=0 IN RESPECTIVE FIELDS OF SW.
- STEP 3. FETCH LINKAGE POINTER AND SERVICE POINTER PER PRIORITY INTERRUPT VECTOR,
- STEP 4. FETCH NEW CONTEXT PER OBTAINED SERVICE POINTER.
- STEP 5. ESTABLISH NEW CONTEXT (MK, SW AND IC)
- STEP 6. STORE TEMP (OLD CONTEXT) PER OBTAINED LINKAGE POINTER.

1750A INTERRUPT CONTEXT SWITCHING WITH EXPANDED ADDRESSING



INTERRUPT RECOGNITION SEQUENCE
(INTERRUPT OR BEX)

MIL-STD-1750A FAULT REGISTER BIT DEFINITIONS

GATE MFSR WHEN SET															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MEMORY	PROTECT	PARITY		I/O	SPARE			ILLEGAL				RES.		BIITE	

- BIT 2: MEMORY PARITY FAULT
- BIT 3: PIO CHANNEL PARITY FAULT
- BIT 4: DMA CHANNEL PARITY FAULT

MIL-STD-1750A FAULT REGISTER BIT DEFINITIONS

GATE MFSR WHEN SET															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MEMORY	PARITY	I/O	SPARE	ILLGAL	RES.	BITE									
PROTECT															

BIT 5: ILLEGAL I/O COMMAND FAULT. AN ATTEMPT HAS BEEN MADE TO EXECUTE AN UNIMPLEMENTED OR RESERVED I/O COMMAND.

BIT 6: PIO TRANSMISSION FAULT. OTHER I/O ERROR CHECKING DEVICES, IF USED, MAY BE ORED INTO THIS BIT TO INDICATE AN ERROR.

MIL-STD-1750A FAULT REGISTER BIT DEFINITIONS

GATE MFSR WHEN SET															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
MEMORY PROTECT			PARITY		I/O		SPARE		ILLEGAL		RES.		BITE		

BIT 8: ILLEGAL ADDRESS FAULT. A MEMORY LOCATION HAS BEEN ADDRESSED WHICH IS NOT PHYSICALLY PRESENT.

BIT 9: ILLEGAL INSTRUCTION FAULT. AN ATTEMPT HAS BEEN MADE TO EXECUTE A RESERVED CODE.

BIT 10: PRIVILEGED INSTRUCTION FAULT. AN ATTEMPT HAS BEEN MADE TO EXECUTE A PRIVILEGED INSTRUCTION WITH PS/=0.

BIT 11: ADDRESS STATE FAULT. AN ATTEMPT HAS BEEN MADE TO ESTABLISH AN AS VALUE FOR AN UNIMPLEMENTED PAGE REGISTER SET.

[illegible]

Bit 14-15: SPARE BITE. THESE BITS ARE FOR USE BY THE DESIGNER FOR FUTURE DEFINING (CODING, ETC.) THE BITE ERROR WHICH IS DETECTED. THIS CAN BE USED WITH BIT 13 TO GIVE A MORE COMPLETE ERROR DESCRIPTION.

DATE
ILME

